

AD-A275 474



12

Individual Differences in Planning-Related Activities for Simple Digital
Circuit Design

Carolyn M. James, Susan R. Goldman, and Herman Vandermolen
Vanderbilt University

Technical Report
January, 1994

DTIC
ELECTE
FEB 10 1994
S E D

DTIC QUALITY INSPECTED 1

Reproduction in whole or part is permitted for any purpose of the United States Government.

This research was sponsored by the Cognitive Science Program of the Office of Naval Research,
under Grant Number N00014-91-J-1680, Contract Authority Identification Number NR4421571-
-03.

Approved for Public Release; Distribution Unlimited.

94-04543



94 2 09 059

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188	
<small>Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302 and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.</small>				
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE 1994 January 07	3. REPORT TYPE AND DATES COVERED Technical Report 5/1/91 - 12/31/93		
4. TITLE AND SUBTITLE Individual differences in Planning-Related Activities for simple digital circuit design		5. FUNDING NUMBERS G - N00014-91-J-1680 C - NR4421571---03		
6. AUTHOR(S) Carolyn M. James, Susan R. Goldman, and Herman Vandermolen				
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Learning Technology Center Vanderbilt University Box 45, Peabody Nashville, TN 37203		8. PERFORMING ORGANIZATION REPORT NUMBER 94-1		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Cognitive Science Program (1142CS) Office of Naval Research 800 N. Quincy Street Arlington, VA 22217-5000		10. SPONSORING/MONITORING AGENCY REPORT NUMBER		
11. SUPPLEMENTARY NOTES				
12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited		12b. DISTRIBUTION CODE		
13. ABSTRACT (Maximum 200 words) <p>Assessment of complex cognitive tasks requires an understanding of the characteristics of expertise in the specific domain. The research reported in this paper was part of a larger project whose goal was to distinguish among levels of expertise in digital circuit design. This study examined the problem solving characteristics of seven electrical engineering students, five undergraduates and two advanced graduate students. They were asked to design a simple combinational logic digital circuit. This type of circuit can be designed using a standard procedure and set of components but there are issues of optimization that enhance a standard design. Subjects provided think-aloud protocols during the solution process. Videotapes and the handwritten artifacts created during the design process were coded for standard components, optimization, and discrete behavioral episodes, a subset of which defined Planning-Related Activity. Contrary to previous contrastive analyses of expertise, all subjects showed evidence of planning. However, the function and location of the planning differentiated among subjects. Global planning, planning associated with moving from one component to the next, and selecting among alternatives were associated with better circuit designs. Local planning dominated the problem solving of the less expert designers. Implications for the assessment of expertise are discussed.</p>				
14. SUBJECT TERMS planning, expertise, design		15. NUMBER OF PAGES 39		
		16. PRICE CODE		
17. SECURITY CLASSIFICATION OF REPORT Unclassified	18. SECURITY CLASSIFICATION OF THIS PAGE Unclassified	19. SECURITY CLASSIFICATION OF ABSTRACT Unclassified	20. LIMITATION OF ABSTRACT	

Individual Differences in Planning-Related Activities for Simple Digital
Circuit Design

Carolyn M. James, Susan R. Goldman, and Herman Vandermolen
Vanderbilt University

Technical Report
January, 1994

Accession For	
NTIS	CRA&I <input checked="" type="checkbox"/>
DTIC	TAB <input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution	
Availability Codes	
Dist	Avail and/or Special
A-1	

Reproduction in whole or part is permitted for any purpose of the United States Government.

This research was sponsored by the Cognitive Science Program of the Office of Naval Research, under Grant Number N00014-91-J-1680, Contract Authority Identification Number NR4421571--03.

Approved for Public Release; Distribution Unlimited.

Abstract

Assessment of complex cognitive tasks requires an understanding of the characteristics of expertise in the specific domain. The research reported in this paper was part of a larger project whose goal was to distinguish among levels of expertise in digital circuit design. This study examined the problem solving characteristics of seven electrical engineering students, five undergraduates and two advanced graduate students. They were asked to design a simple combinational logic digital circuit. This type of circuit can be designed using a standard procedure and set of components but there are issues of optimization that enhance a standard design. Subjects provided think-aloud protocols during the solution process. Videotapes and the handwritten artifacts created during the design process were coded for standard components, optimization, and discrete behavioral episodes, a subset of which defined Planning-Related Activity. Contrary to previous contrastive analyses of expertise, all subjects showed evidence of planning. However, the function and location of the planning differentiated among subjects. Global planning, planning associated with moving from one component to the next, and selecting among alternatives were associated with better circuit designs. Local planning dominated the problem solving of the less expert designers. Implications for the assessment of expertise are discussed.

Introduction

The knowledge and problem-solving processes that support the execution of complex cognitive skills and performances have been the subject of cognitive research for several decades. A focus of this research has been on characterizing differences between individuals who are experts and those who are novices. Such contrastive analyses have been undertaken, in part, to elucidate the "end state" performance goals of acquiring cognitive skills and, in part, in hopes of understanding how to assist individuals in attaining these end states. Researchers have taken this approach in a number of domains including physics, chess, architecture, mechanical engineering and instructional design (e.g., Akin, 1988; Chase & Simon, 1973; Chi, Feltovich, & Glaser, 1981; Foz, 1973; Goel & Pirolli, 1989).

The present research applies the expert-novice contrastive method to the processes involved in the design of combinational logic digital circuits. More specifically, this paper reports on the problem solving that occurred during the solution of a circuit design problem involving combinational logic. The rationale for this focus is based on (a) previous researchers' reports of the differences between experts and novices in other cognitive domains, and (b) a more broadly based analysis of experts' and students' problem-solving activity in designing combinational logic circuits. These areas are reviewed in the next two sections of this paper.

Characteristics of Expertise

Previous research has resulted in some general characterizations of the attributes of experts and novices in terms of both overall approach and specific strategies (e.g., Chi, Glaser, & Farr, 1988; Ericsson & Smith, 1991; Larkin, 1980). Table 1 summarizes the major findings. Several differences between expert and novices are noteworthy. For example, Chi, Feltovich and Glaser (1981) found that experts represent problems in their domain at a deeper level than novices. Paige and Simon (1966) showed that experts spend more time analyzing a problem qualitatively. Experts perceive large meaningful patterns in their domains of expertise (Akin, 1980; Chase & Simon, 1973). In addition, several researchers found that experts have strong self monitoring skills; and in some domains, experts solved problems faster than novices and with little error (Chase, 1983; Gentner, 1988).

Insert Table 1 about here

The Design Process

There have been a number of studies of the design process in architecture and in various areas of engineering (e.g., Akin, 1988; Foz, 1973; Goel & Pirolli, 1989; Vandermolen, James, Goldman, Biswas, & Bhuva, 1992). Although design appears to be a highly constructive and possibly idiosyncratic process, there are a number of general principles and heuristics that students of design are taught (e.g., Garrod & Borns, 1991). As in other areas of complex cognitive activity, researchers have attempted to characterize the differences between individuals who have acquired different levels of design skill.

A study by Akin (1988) studied the design process in the architectural domain. Akin compared the design behaviors of 6 professionals who were non-architects¹, 6 students of architecture, and 6 expert architectural designers. Their task was to design four functional areas (a conference room, a chief engineer's room, a room for two staff engineers, and a secretarial area) in three differently shaped sites: square, rectangle and L-shaped. Each subject solved the layout problem for the three sites. The design behaviors were studied using a think-aloud protocol method. In addition to the verbalizations, texts and diagrams generated by the subjects were used in the analysis.

Akin (1988) concluded that experienced designers did more restructuring of problems than novices (professionals who were non-architects and students of architecture), that fewer conflicts were present in the tentative solutions of experts, and that modifications (backtracking) by experts were consistent with the type of conflict, e.g., local alternatives for local conflicts and global alternatives for global conflicts. Experts were also found to use scenario-like constructs to represent knowledge about a given functional type. Scenarios are representations of "malleable geometric relationships" between the functional units; the geometric parameters of the scenarios can be modified to generate new alternatives.

Non-architects seemed to rely on prototypical situations familiar to them, in contrast to the more innovative approaches taken by the experts. Non-architects tended to use actual physical templates. The

¹Akin does not clearly identify these subjects' domains of expertise.

students relied on performance evaluation, i.e., they assembled their solutions from individual analytical observations about the way each partial solution performed in terms of each problem constraint. Thus, the approach taken by the students failed to take advantage of known solution patterns and did not resolve as many constraints as possible.

In another domain, machining, Saiz and Breuleux (1992) examined planning, writing, and evaluation processes among 12 experts and 12 novices on two design tasks of increasing complexity. They found significant differences in the amount of evaluation performed by subjects, with novices making more evaluation statements than experts; they also found that the amount of writing found in subjects' protocols decreased on the more complex task. With respect to amount of planning, they found no significant effect of task complexity and no significant differences between experts and novices. However, Saiz and Breuleux's analysis of planning may not have been sensitive enough to characterize differences in types of planning. An analysis of the type of planning rather than amount might have been more interesting.

For example, Goel and Pirolli (1989) studied three different design contexts: architecture, mechanical engineering, and instructional design. They collected a total of 12 think-aloud protocols. From this database, the protocols of three subjects, one from each domain, were discussed. The three subjects varied in experience: ten years design experience in designing industrial training material, six years professional experience as an architect, and limited design experience in mechanical engineering.

From the protocol analysis, Goel and Pirolli identified eight significant invariants in the problem spaces of the subjects in the three different design disciplines:

- extensive problem structuring,
- extensive performance modeling,
- personalized or institutionalized evaluation functions and stopping rules,
- a limited commitment mode control strategy,
- constraint propagation,
- the role of abstractions in the transformation of goals,
- the use of artificial symbol systems,
- solution decomposition into leaky modules².

²Leaky modules are not independent; a decision made in one module could have consequences in several others.

These invariants are generally consistent with the results of other researchers and describe design behaviors that are consistent across different domains.

The purpose of the research reported in this paper was to extend the characterization of expertise to the area of simple circuit design. This is an interesting domain because simple circuit design tasks can be executed either as a set of standard procedures or as an open-ended problem that can be approached from many different angles. In order to find an optimal solution, the designer has to take into account trade-offs between several parameters. Examples of such parameters in digital circuit design are: the chip area that the circuit will occupy, delay between input and output signals, and power consumption of the circuit. The standard approach will yield a solution but may ignore interactions, and does not consider these trade-offs. For such problems a number of alternative solutions may be possible, each of which satisfies the functional requirements, but only one of which is optimal considering all requirements. Furthermore, most design problems can be decomposed into subproblems that can be solved independently. Doing so, however, ignores the interaction between the parts and often leads to suboptimal solutions. These characteristics of the domain provide initial points of contrast between experts and novices. In the next section, the set of standard procedures for designing one type of simple circuit, combinational logic circuits, is described.

Solving Combinational Logic Circuit Design: Standard Procedures

There is a standard framework for solving combinational logic circuit design problems (Table 2) that is taught in the introductory-level digital circuit design course at the university where this study was conducted. The standard framework, presented in the text (Garrod & Borns, 1991) as well as in class, includes six sequentially ordered components as given in Table 2: *Understand*, *Truth Table*, *Karnaugh Maps (K-maps)*, *Boolean*, *Implement*, and *Evaluate*. During the *Understand Component*, the designer is reading the problem, trying to figure out what type of circuit needs to be designed, deciding how to design the circuit, what the inputs and outputs are and how to represent them. The first step of the actual design is the *Truth Table Component*. In this crucial step, a truth table is generated which is a formalization of the problem statement, describing the input-output relationships of the desired circuit. Then, the best way to simplify the logic expressions derived from the truth table is to carry out the *K-map*

Component. A K-map is an intermediate step to the formulation of logical expressions. Although this step can be omitted, it allows the design to visually check for certain patterns. These patterns help designers identify overlapping functionalities and patterns in the truth table, K-map, and Boolean expressions that have standard implementation layouts.

Insert Table 2 about here

Next, the information from the K-map is used to generate Boolean expressions in the *Boolean Component*. Boolean algebra is a systematic algebraic formulation of mathematical postulates and symbols that can be used to describe and simplify logic functions. Boolean relationships can be used to substitute one type of gate for another, which is a useful technique to optimize the construction of digital logic circuitry. During the *Implement Component*, the Boolean equations are represented by basic logic functions, each of which corresponds to a logic gate. Logic gates are the fundamental building blocks of digital electronics. After implementing the function, the designer refers back to the original desired functional description and evaluates whether the circuit solution accomplishes the functionality (*Evaluate Component*).

The standard procedure typically applies to single output circuits and the optimal solution involves sequential execution of each component. When the circuit has more than one output, however, as the ones used in this experiment, designers have some flexibility in the solution process. They can choose to solve each output separately or to solve them simultaneously. Solving the outputs simultaneously can lead to finding more ways to optimize the solution, e.g., sharing gates between the two outputs to reduce duplication of gates between the parts of the circuit. Designers may choose to switch back and forth between the two outputs, e.g., designers may solve the K-map for output 1 and then solve the K-map and the Boolean equations, and implement output 2 before solving the Boolean equations for output 1. The designer has a number of options regarding the order in which parts of the solution are tackled.

In the present research, a combinational logic circuit design problem, a one-bit subtracter, was given to students enrolled in the first course in circuit design. The course instructor provided an expert solution: sequential execution of components with several attempts made to minimize the number of gates. Two experts who were not

academic instructors also solved the subtracter problem³. Hence, the study compared the performance of experts to novice students, using the class instructor's performance as the benchmark.

Expected Differences

We expected that the more expert subjects would exhibit more planning behavior than the less expert subjects. In the beginning of their design process we expected the more expert subjects to construct global features of the design process before they began (e.g., Larkin, 1980). Based on the literature that describes experts as having strong self-monitoring skills (e.g., Chi, 1978; Chi, 1987; Chi, Glaser, & Rees, 1982; Larkin, 1983; Miyake & Norman, 1979; and Simon & Simon, 1978), we expected that the more expert subjects would verify and evaluate each step of the solution and check that their final solution did indeed function properly. Based on Akin's (1988) discussion of expert architects' problem restructuring and creation of alternative scenarios we expected the more expert designers to choose among alternative solutions in attempting to achieve an optimal solution. We expected that the less skilled subjects would exhibit little planning in the beginning of their solution process but would have to stop later to decide how to proceed when at an impasse (e.g., Paige & Simon, 1966).

Method

Participants

The novices were five undergraduate student volunteers (one female and four males) who participated in the study (RP, JB, DT, ES, and TS). All five students were enrolled in a senior-level digital design course. The students had all completed one introductory course in digital circuits and had very limited design experience. All students had been taught the standard procedure for dealing with a problem of this sort. The students were paid by the hour for their participation.

The experts (EM and AK) were two advanced graduate students each with a master's degree in electrical engineering. One expert had

³Often in expertise research, expert subjects are academic instructors who are accustomed to teaching problem-solving and explaining how to do it. In the present research we recruited experts who were not accustomed to talking about how to solve these problems.

over five years of professional experience as well. The other expert did not have professional experience but had completed several advanced courses in digital circuits and a related project.

The instructor of the senior-level digital design course in which all of the undergraduate student subjects were enrolled provided us with an independent rating of the skill level of each student subject based on class performance at the end of the semester. Each subject was rated on a scale from 1 to 10, with 1 reflecting little skill and 10 indicating high skill. Table 3 summarizes the instructor's skill ratings of each student subject.

Insert Table 3 about here

Design Task and Procedure

Subjects were given the following design task:

You are to design a 1-bit full subtracter. Your circuit will accept one bit of each operand and an input borrow bit and produce a result bit and an output borrow.

In solving this problem keep in mind that we are not interested in how much time it will take you. We are interested in seeing a good design and the steps leading you there. Assume you will have to make a product out of this design. The circuit will have to be implemented in a CMOS chip. Your criteria for "good design" should be (in order of importance):

1. Minimum cost, that is, minimum number of gates used. Keep in mind that some CMOS gates are more complicated than others. The goal is thus actually to minimize the area of the chip's layout.
2. Testability

The problem required the subjects to design a one bit full subtracter, taking into account several design constraints. The problem was similar to an example often used in class (an adder circuit), but different enough so that neither novices nor experts could generate the specific solution for this problem from memory. All subjects had been exposed to the background knowledge needed for solving this type of problem. The circuit required three inputs and two outputs, and the specified target representation was a circuit at the gate level. This problem may be solved algorithmically with the designer proceeding through the components of combinational logic circuit design in the order in which they were previously described. As discussed

previously, the designer may solve for each of the outputs simultaneously or separately.

The subjects were provided with the foregoing written, functional description of the problem. They were asked to think-aloud during the solution process and the sessions were videotaped. After the specific instructions about thinking aloud, each subject was given a practice problem to help them get used to thinking aloud and to the presence of a video camera. Each subject then solved the problem independently and without a time constraint, using paper and dark markers that we supplied. Immediately following the design session, each subject was asked to watch the tape of her or his session and to make additional comments about what they were doing or thinking and why. This retrospective session was also videotaped.

Analysis and Coding of Protocols

The solutions were evaluated with respect to correctness and optimization of the solution. Also, the protocol videotapes for the problem were coded for standard components of solution and discrete behavioral episodes. The component analysis determined whether the subject had used the previously described standard sequence of solution components for doing combinational logic circuit design. We added an *Other Component* to encompass any components used by the subjects in solving the problem that were different from the standard components.

All coding was done using a typed transcript of the audio portion of each session, the written notes produced by the subject, and the videotape of the problem-solving session. In addition to the component analysis, the solutions were analyzed into discrete behavioral *episodes* using a set of 12 episode types which characterize the nature of the activity the subject was performing at a particular point in the solution (cf. Ullman, Dietterich, & Stauffer, 1988). The episode traces were then validated against the subject's retrospective comments (audio transcripts and videotapes) for consistency. This was done to ensure that the coders accurately categorized the episodes; this was especially important for the planning and evaluation episodes.

Episodes characterize the nature of the activity being performed at a particular point in the solution. The full set of 12 episodes are listed in the Appendix, together with a brief description. Here we discuss the five types of design episodes, that are the focus of this paper. These are the five episodes associated with planning-related activity:

plan, evaluate, verify, list and select. *Plan episodes* contain information about activities that will be carried out in solving the problem or a portion of the problem. The following italicized comment is an example of a *plan episode*: DT implements the Borrow-Out output and then says, "Okay that should be our borrow-out bit, and I will come back to double check that in a minute." *Evaluate episodes* assess the progress of a plan with respect to the current state of the solution and the validity of the active goal structure. For example, after EM had specified the truth table, he looked at his work and evaluated saying: "That's not correct, this is wrong" (pointing to Borrow-Out in the truth table).

Verify episodes compare the current state of the design with a previous state or with the design requirements. Looking for errors in the transition from one component to the next is one example of a *verify episode*, as illustrated by JB checking the circuit implementation against the truth table: "And I am just going to finally check exactly what it was I was designing for."

List episodes organize information into competing paths for solving the problem or subproblem. An example of a *list episode* is given in Table 4. DT was pursuing ways to combine the implementations of the Result and Borrow-Out outputs because he realized his current implementation for Borrow-Out may not have been minimal (segment 1). His first implementation was a three-input implementation. DT verbalized an alternative way to minimize the design using a two-input implementation (segments 2 through 6). In segment 7, he made a comparison between the two input and the three input implementations.

Insert Table 4 about here

Select episodes tend to follow *list episodes* because they compare and choose among the competing solutions. For example, EM simulated the circuit to count gates and selected an option that was not a combined solution because it was less expensive in terms of gates: "So this is actually one input more expensive so the best thing to do is to uh, is the first solution."

The difference between *list* and *select episodes* compared to *plan episodes* is that *list* and *select episodes* are restricted to enumerating and deciding among alternative actions whereas in *plan episodes* the designer is laying out a solution strategy. When the subject tries to decide between a NAND and a NOR implementation, that is an

example of *list* and *select episodes*. When he's deciding what to do next, either to follow the truth table with a K-map or Boolean equations, is a *plan episode*.

Reliability between two coders was measured with regard to three aspects of episode coding: (a) identification and parsing of the solution into episodes, (b) the type of episode, and (c) descriptive comments about the problem solving function or the input/output component involved in the episode. Two experimenters were first trained to recognize the episodes in the protocols. They then each generated an episode trace for a problem and these traces were used for computing reliability on all three measures. Agreement of over 85% was established on all three aspects. Disagreements were resolved in discussion.

Errors were judged relative to the instructor's solution. The errors in each solution were coded such that errors did not propagate across components. Because of the sequential nature of the problem, an error that occurred early on would have repercussions in all subsequent steps. Each component was scored assuming that the input from the previous component was correct. This was done to get an accurate count of the type and location of errors. Errors were also tabulated for each subject and the component in which they occurred was identified.

Results and Discussion

An initial examination of the episode coding and error analyses revealed two surprising findings. First, the frequency and location of *plan episodes* was not consistent with what we had expected based on previous research. There was only a single case in which any subject laid out a solution plan for the entire problem at the outset of problem solving. In the vast majority of *plan episodes*, planning and re-planning were going on throughout the solutions, and were just as frequent in the students' protocols as in the experts'. Second, none of the subjects solved the problem correctly, including the experts. In fact, the nature of the errors was such that they substantially changed the nature of the circuit and may have necessitated the extensive planning and replanning that we observed.

In reporting our findings, we first consider the overall solution plan produced by one of the experts. We then consider the general nature and accuracy of the problem solving as a context within which to examine interspersed planning, replanning and the emergence of the concept of Planning-Related Activity. We then focus on Planning-

Related Activity conditional on errors.

An Expert's Overall Solution Plan

One of the experts, EM, provided an overall plan for his solution prior to actually beginning to work on the truth table. The transcript of the plan is provided in Table 5. The first step is to identify the input and output bits (segment 1). The next goal EM describes is finding a function (segment 2). He indicates how he will do that using a K-map (segment 3) and provides the procedural details of K-map construction in segment 4, ending the segment by stating his goal of finding the prime implicants for the function. In segment 5, EM indicates that he is trying to satisfy the minimization constraint on circuit design and in segment 6, he indicates that he will try and combine the two parts of the circuit in order to do so. He indicates some uncertainty about whether this will work (segment 7). In the final two segments, EM discusses implementation of the function and considers alternative gate types that might be used, commenting that "from there it's very simple."

Insert Table 5 about here

It is clear from the outset that EM had a series of goals in mind and that these included optimizing the solution. It is interesting to note that EM ran into trouble in designing this circuit when he reached the implementation phase, the part of the solution that he indicated would be simple.

General Nature of the Solutions

Just as we had expected the experts to be more likely to produce a global plan, we had expected that they would solve the circuit design problems faster than students. This turned out not to be the case, either in terms of total time spent solving the problem or in terms of the number of episodes. Subjects took from 14 minutes to 94 minutes with no clear trend across expertise level evident. These data are shown in the upper portion of Table 6. The individual subjects are grouped in terms of whether or not they made an error in the truth table and then ordered in terms of their instructor ratings with "ex" indicated for the expert subjects. No general trend is discernible in terms of total number of episodes, in part because of the degree to which the individuals tried

to deal with the optimization constraints and in part due to the kinds of errors they made in the truth table.

Insert Table 6 about here

By considering the amount of time spent in the *Understand Component*, we can better determine what the subjects who did not formulate a global plan did before they began the problem. AK, the other expert, spent just over 5 minutes in the *Understand Component*, while among the student subjects, RP spent just over 1 minute, JB spent just under 1 minute, DT spent about 1 minute, ES spent just over 2 minutes, and TS spent just over 1 minute in the *Understand Component*. It is evident that the student subjects did little more than read the problem statement before they began the truth table. These times can be contrasted with EM's, the expert who did formulate a global plan. EM spent 8 minutes in the *Understand Component* detailing the steps of his solution, as previously discussed. So although AK did not given an overt plan the time he spent compared to students may indicate some time of planning at the onset.

Comparisons of the nature of the solution activity following the *Understand Component* indicate that simple predictions of total time and fewer episodes oversimplify the nature of the design process. The two experts differed by 34 episodes and 40 minutes. The shorter solution was EM's. He started with a global plan. Although AK's failure to start with a global plan may have contributed to his having a longer solution process than EM, an equally plausible explanation is that AK devoted substantial amounts of time to considering two possible implementations. The following extract from his protocol illustrates the implementations he considered, including his action of counting gates to determine which implementation would give him a more optimal solution.

1. Okay, so now let's compare two solutions
2. Solution one for B2 is (*draws label: Solution 1 for B2*)
3. I2, B1. Then the gate is this. I1 and I take the gate here directly and I need to have a NAND gate here, (*draws implementation for Solution 1 for B2*) B2. This is the first solution. (*indicates the circuit he has just drawn*)
4. Then solution two is for B2 (*draws label: Solution 2 for B2*) (it) is a three gates solution, one is I1, I2, B1.
5. The other is I guess, the same thing for this, oh it is not. This is 3 input NAND gate: I1, I2, B1 and one inverter, NAND

gate, direct NAND gate and NAND gate. (*draws implementation for Solution 2 for B2*)

6. B2 and I have oh, no no no (*indicates an error in Solution 2*)
This is wrong, this is direct. (*crosses out a NAND gate*)
I need one inverter here, from I1 (*adds an inverter gate to Solution 2*) and the other way, I'm sorry is direct. (*adds an inverter gate to Solution 2*)
7. 1,2,3,4,5 (*counts gates in solution 1*)
8. 1,2,3,4,5 (*counts gates in solution 2*)
9. inverter is two, (*points to inverter in Solution 2*)
10. inverter is three (*points to inverter in Solution 1*)
11. There is almost no improvement. So let's take this, (*makes a check mark by Solution 1 to indicate his choice*)

This iterative process of choosing among alternative implementations to find the best possible solution accounts, in part, for the greater number of episodes for AK compared to EM. EM considered alternatives earlier on in the *Boolean Component*. Working with the symbolic representations in these equations occupied less time and fewer episodes.

A second reason AK had a greater number of episodes than EM was due to the fact that AK considered cost. AK was not primarily concerned with the mechanics of how to solve the problem but rather with the best design to meet the functional requirements in the problem statement. He was concerned not only with minimizing the number of gates but also with minimizing the cost in building the circuit. No other subject asked questions concerning cost. The following is an excerpt from a dialogue between AK and the experimenter (in bold) concerning cost and minimization:

AK: Okay now in order for the cost to be minimum. I've a question: Do you assign any costs to each type of gate? Like AND is some cost, NAND is some cost, NOR is some cost, NOT is some cost; Or can I just assume that?

E: Yes.

AK: Oh, yes? Okay, so how much AND gate costs more than a NAND gate?

E: Um ... the order... Let me put it to you this way: NOT, NAND2, NOR2, NAND3, NOR3, etc. This is the order of increasing cost, okay?

AK: So first let's think about the cost of minimum solution. Uh okay, hmm, what is the smallest logical representation of this?

We think that AK's concern over the cost/minimization issues reflects

his experiential base in the commercial world. The other expert did not have this kind of experience and did not consider cost.

Examination of the reasons for the large number of episodes among the student subjects is also revealing of the nature of their solution processes. Compared to the experts and to the other students, DT and ES had a large number of episodes. The reasons for these are different in the two cases. Although DT had correctly completed the truth table, he used a nonstandard component in his solution. After completing the truth table, instead of creating a K-map, DT decided to look "by-hand" for the patterns that would help minimize the design. The following statement by DT illustrates the beginning of the nonstandard component:

Now, what we need to do is begin figuring out what conditions we've got for each, so for our borrow bit, the patterns that will set it are....

After DT has looked for the patterns that will help to minimize the design he plans his next step:

And, that is this. Okay these are the four conditions where we have got a one on the output. Now I am looking for similarities at this point, and not finding too many, okay. Either, I could use a Karnaugh map, or just try and work it at gate level and set up the gates and then minimize.

This decision occurred early in the solution and DT tried to implement directly from the truth table. These efforts were unsuccessful but generated 18% of his total episodes. He then decided to do a K-map for one of the outputs and tried to implement again. Thus, DT's large number of episodes was due, in part, to trying to take a shortcut; the shortcut failed.

On the other hand, the large number of episodes for ES were attributed to the fact that he was not able to do the truth table correctly, and retried this many times. In fact, over 70% of his episodes were part of the *Truth Table Component*. ES made seven attempts at specifying the truth table before he found one that he accepted and used to design the circuit. Some of his activities during this time were rereading the problem statement twice, looking in books for ideas ten different times, and asking the experimenters for help. ES aptly described his own situation:

Still looking, still thinking, still not getting very far. Whatever design I come up with will most certainly not be the minimum design. Because you have to have a very good grasp of what you are doing to be able to get a small design.

ES received the lowest rating of any of the subjects from the course instructor. The extent of this lack of understanding is manifest in the following comment by ES: "So I guess to minimize to design the things you are supposed to use is a Karnaugh map. A little four thing but it's only a..." It was obvious that he knew what the standard procedures were but not how or when to do them.

Among the remaining students, JB got the truth table correct and solved the problem quickly, in 14.3 minutes. JB used the standard components but omitted the K-map step, and had one of the lowest number of episodes. She made an error in the *Boolean Component*, however, and did not minimize the number of gates appropriately.

Similarly, RP's solution was quick but inaccurate, with an error in the truth table leading to a circuit that did not map onto the functional specifications stated in the problem. RP did, however, use the standard sequence of components to generate his solution.

Finally, TS generated a moderately lengthy solution (30 minutes). Although TS made nine errors in the truth table, he followed the standard sequence of components and did attempt to optimize by having the Result and Borrow-Out solutions converge (share gates). However, TS attempted to minimize in two separate components. He spent 32.1% of his total episodes in the *Boolean Component* rewriting the Boolean Equations and counting gates in an effort to minimize his solution. Then TS tried separate implementations producing 21.4% of his total episodes during the *Implement Component*. These efforts to minimize the number of gates may have led to the somewhat larger number of episodes.

In summary, the solutions of the experts and the student subjects differed with respect to time and number of episodes but the experts generally took longer than the students, contrary to our expectations. The analysis of aspects of the design process generating the lengthier solution procedures reflected the kinds of distinctions among experts and novices that have been noted in the literature, that the experts represent a problem in their domain at a deeper level and do more upfront planning than the novices. However, we also found evidence of differences between the approaches taken by our two experts. How designers attempted to optimize their solutions was a major source of differences among them.

Solution Errors

None of the subjects produced a correct solution. We had not

anticipated that the experts would have any trouble with this problem but they reported that in their everyday activities they no longer have to design at the gate level. While they once knew the process, it was no longer at their fingertips. Across all of the subjects, the locus of errors varied across components but the highest percentages of errors were in the truth table component.

Errors in the Truth Table Component. The most important step in the design is going from the English language description of the circuit functionality to the truth table. An inaccurate truth table usually means that the circuit being designed is different from the intended one, which may significantly alter the nature of the problem, making pattern recognition more difficult (or sometimes easier) than would have otherwise been the case. Moreover, in combinational logic circuit design, designers often verify final designs against truth tables. In this manner, they verify that a final design agrees with its truth table. However, if the truth table is not correct, the circuit will not execute the desired functionality, in this case subtraction.

Only three of the subjects correctly specified the truth table: one of the experts, EM, and two of the students, JB and DT. These students were two of the three who received the highest ratings from the course instructor (Table 3). The second expert, AK, made a careless error in the truth table, as did the three remaining students. It is interesting that, despite the error that AK made in the truth table, he correctly implemented the circuit he specified in the truth table. The students did not correctly implement the circuits specified by their truth tables, making additional errors in other components. This is not surprising because the errors in the truth table prevented students from seeing patterns for standard gates. They were attempting to solve more complicated circuits than the one-bit subtracter.

Errors in Other Components. Other than errors in the truth table, the component with the greatest number of errors was *Implement*. EM and DT both made errors implementing the Result and the Borrow-Out expressions, as did the three students who got the truth table incorrect. EM also made a conceptual error in grouping the K-maps.

The faulty solutions and the virtual absence of global planning provide some explanation for the unexpected finding that we alluded to earlier: There were more instances of plan episodes than we had anticipated, especially among the student subjects, and planning and replanning episodes occurred throughout the solutions. In the next section we consider activities related to planning.

Planning-Related Activity

As indicated earlier, EM's overall plan was the only incidence of a *plan episode* that laid out an entire solution strategy. All other instances of *plan episodes* occurred in more restricted circumstances and were limited to a single component or to considering how to go from one component to the next. These *plan episodes* were local in scope and tended to co-occur regularly with four other episodes: *verify*, *evaluate*, *list* and *select* (see the Appendix for definitions). There was a functional integrity to these groupings of episodes that led us to call them Planning-Related Activity. This activity often occurred when the subject's verification or evaluation episodes were negative; in response, the subject would consider other ways to approach the problem and list alternatives before selecting among them. In contrast, when the subject's verification or evaluation episodes were positive, the subject would plan the next step in the solution.

An excerpt from AK's protocol illustrates part of the relationship among the episodes that constitute Planning-Related Activity (see Table 7). AK had just finished specifying the truth table. In segment 1 he planned to verify the truth table. In segment 2 he verified the truth table by tracing his pen over each line of the truth table while checking his subtraction. In the process of verifying the truth table he evaluated that line 3 had an error in the output (segment 3). In segment 4, AK patched the error. Following this he continued to verify (segment 5). Once again while verifying, he evaluated that there was an error, this time in line 8 (the last line of the truth table; see segment 6). In segment 7, AK patched the error. Finally, in segment 8, he planned the next step, to work at the gate level. In this portion of AK's protocol the functional interrelationships among the individual episodes that constitute Planning-Related Activity are clear. A similar coherence among the five types of episodes that constitute planning-related activity was found in the protocols of the other six subjects.

Insert Table 7 about here

Planning-Related Activity episodes accounted for about 30% of the total number of episodes for the two experts and for between 30% and 55% of the episodes of the students. The exact figures are provided in Table 6. One expert, EM had a lower percentage of planning related episodes than the student subjects, probably because he laid out his plan in the beginning and did not need to do much planning

afterwards. For AK, the other expert, there are two possible explanations for his lower percentage of planning-related activity. First, he was carrying out a standard set of solution procedures that may have at one time been automated. The major work AK did went into reinstating those procedures but executing them once reinstated was relatively automatic and did not stimulate verbalizations. Even though AK had an error in his truth table, he was able to apply the standard procedures and continue to solve the problem. Second, AK is a native Japanese speaker and therefore may be less verbal in expressing his ideas in English, and as we noted earlier the time he spent in the Understand Component suggests that he may have been planning but not overtly verbalizing.

Among the students, there appears to be a relationship between the course-instructor's rating of them and the percentages of Planning-Related Activity that they demonstrated. JB, TS and DT had 40%-55% Planning-Related Episodes (see Table 6); they also received the highest instructor ratings. The students with the lower instructor ratings had relatively low percentages of Planning-Related Activity (29%-32%). The student data appear consistent with a model of expertise that predicts more planning for the more expert student subjects. As we indicated above, the experts had a similarly low percentage of Planning-Related Activity but for different reasons than the less expert student subjects.

Distribution of Planning-Related Activity. Planning-Related Activities can have two obvious purposes: (1) determining what to do after a component or phase of problem solving activity has been completed and (2) determining what to do when a particular problem solving activity seems to not be moving the solution forward. We refer to the former as Across-Component Planning-Related Activity and the latter as Within-Component Planning-Related Activity.

Across-Component Planning-Related Activity. The occurrence of planning-related activity at the conclusion of a particular component suggests that subjects were evaluating a previous step against the current step or were planning the next step. The distribution of the Across-Component Planning-Related Activity suggests that the better student subjects did more Across-Component planning (Table 8). The two student subjects who had the highest percentage of Across-Component Planning-Related Activity were JB and TS. JB and TS also had the highest instructor ratings. The following example illustrates the occurrence of a local plan after the successful conclusion of a component of solution. JB had implemented the Boolean expression

for Result; she then *planned* how she would get the Borrow-Out expression:

And to break it down I would have to look at some intermediate logic to see if I can get my borrow-out...without having to redesign the entire circuit, making an entirely new circuit and try to utilize what I have.

Insert Table 8 about here

Verify and *evaluate* were also quite common at the Across-Component junctures. TS had finished implementing his design. He looked over at the problem statement and evaluated how he had made sure that his circuit met the testability requirement. At the end he accepted his circuit, stating:

Now it says for testability. (*glances at problem statement*)

Testability's straight forward, all I have is three, three points:

A B or W. (*circles the inputs A, B and W on his design and points to them*)

That's straight forward how to test it and my outputs; sub and out, (*underlines sub and out on his design to indicate them*)

it's straight forward. That's it. (*accepts his design*)

There were few instances of Across-Component Planning-Related Activity among the less expert students and the planning-related activity that did occur was limited.

The more skilled designers had higher percentages of Across-Component Planning-Related Activity because they were either planning their next step or verifying and evaluating the previous step.

Within-Component Planning-Related Activity. When Planning-Related Activity occurred within a component it appeared that subjects were either confused or unsure of what they were doing; they stopped and planned or re-planned what their next step ought to be. Accordingly, we expected to see a low percentage of Within-Component Planning-Related Activity among the experts and more highly rated students. The distribution of the Within-Component Planning-Related Activity is given in Table 8. It provides only partial support for the prediction. Consistent with the prediction, EM, an expert, had the lowest percentage of Within-Component Planning-Related Activity: Once he began to execute a component the process operated straightforwardly. The other expert, AK, had a relatively high percentage of Within-Component Planning-Related Activity; however, the nature of these episodes indicated that his planning-related activity

was not due to confusion or errors. Rather he was *evaluating* his progress (50% of Within-Component Planning-Related Activity), *listing* and *selecting* among alternative solutions (a total of 10% of the Within-Component Planning-Related Activity) and then *verifying* (15% of Within-Component Planning-Related Activity). Although *list* and *select episodes* were relatively infrequent, their occurrence indicated that AK was choosing among alternative solutions for the best possible solution. AK's comment, "Okay, so now let's compare two solutions" clearly indicates this.

The students who received the lowest rating from the instructor, RP and ES, had relatively high percentages of Within-Component Planning-Related Activity (see Table 8). These student subjects planned and replanned when in the middle of a component; they got lost and did not know what to do. This is reflected in the fact that the majority of their Within-Component Planning-Related Activity were *evaluate* and *plan episodes* (50% and 40% for *evaluate* and 25% and 44% for *plan*, respectively). For example, after working on the truth table for 45 minutes, ES said:

Now I'm more confused than when I started. (*holds pen, no action*)

5,6,7,8 (*checking the number on previous pages, so that he can number the next page*)

uh, still trying to figure out how to do it. (*writes down page number*)

It's one of those things, I guess in like in engineering where it's like one thing missing and you figure out what it is and it all falls into place and you just do it. (*holds pen, no action*)

DT also had a high percentage of Within-Component Planning-Related Activity. As previously discussed, DT tried non-standard procedures in his design. His Within-Component Planning-Related Activity is almost equally divided between *evaluate*, *verify* and *plan* episodes. This indicates that he was stopping and planning in the middle of a component and spent a lot of effort evaluating and verifying the outcomes of those plans.

The students who received the highest rating from the instructor, JB and TS, had moderately low percentages of Within-Component Planning-Related Activity. Both JB and TS had almost equal amounts of Within-Component and Across-Component Planning-Related Activity. However, their behavior was interesting in that 33.3% of TS's, and 41.7% of JB's Within-Component Planning-Related Activity were *listing* and *selecting* among alternative

solutions. When we compare them with the other student subjects, DT at 6%, RP at 0%, and ES at 4.3%, we find that the more expert student subjects were more likely to consider alternative solutions.

The data appear consistent with a model of expertise that predicts more upfront organization by more expert subjects. The more skilled designers had higher percentages of Across-Component Planning-Related Activity because they were either planning their next step or verifying and evaluating the previous step. The more skilled designers had higher percentages of Within-Component Planning-Related Activity when they were choosing among alternative solutions. Whereas the less skilled designers had higher percentages of Within-Component Planning-Related Activity because they planned and replanned when in the middle of a component; they got lost and did not know what to do.

Summary and Conclusions

Studies based in other domains have characterized experts as spending more time or effort on understanding a problem before they begin to solve it (e.g., Larkin, 1980). Such findings received support in the study reported here. The student subjects immediately began to work through the components of the problem solution as they learned in class, rather than first constructing a deeper understanding of what role each component played in the problem-solving process. One of the experts verbalized a comprehensive plan before he began to solve the problem. The other expert, AK, may not have verbalized a plan before he began the problem because he recognized there was standard procedure and implemented it. He did, however, spend a relatively large amount of time in the *Understand Component* before beginning to solve the problem.

Although they did not construct an overall plan, the more skilled student subjects (JB, TS, and DT), exhibited some traits that we believe could be characteristic of advanced designers. Two of the three more highly rated student subjects (JB and DT) were able to correctly construct a truth table from the English language description of the problem to the truth table. This is an important step in understanding the functionality of the circuit and how it relates to the circuit design. All three of these students tried to minimize the circuit design through use of shared gates. This demonstrates the ability to see the circuit as an interacting unit rather than as two separate circuits to be tied together later. JB and TS also had more Across-Component Planning-

Related Activity than the other student subjects. This suggests that they did more planning of the next step and evaluating the previous step with respect to their plan.

It is interesting to note that although the problem was quite close to being a standard "adder" problem, neither of the experts could readily design the circuit without first thinking about the nature of a subtracter. There were two ways in which the experts acted as we expected: One of the experts elaborated a global plan for the design process and the other expert searched among various solution possibilities for an optimal solution. One of the interesting aspects of this study is that the "experts" had more difficulty solving the subtracter problem than we anticipated. This appeared to be related to the fact that these experts did not use gate level logic in their current day to day activities; hence, when they had to use it, they were forced to look it up or reconstruct it from memory.

Characterizing an individual as an expert is difficult and in-depth thought must be given before a person is labeled as such. For an individual to exhibit "expert" behavior, the individual may need to have recent experience in the sub-domain of interest. This is important because experts do not merely have a superset of skills as compared to students; they may in fact lose some of the skills necessary to reach this "expert" state. Our so-called experts complained that they have not been designing circuits at the gate level for many years because their jobs did not entail gate level design. Accordingly, they indicated they needed to brush up on their knowledge and problem-solving abilities of gate level digital circuit design. One of our experts, AK, commented that in industry he commonly designed on a larger scale and the simple circuits such as adders and subtracters could be found on the shelf; he did not have to take the time to make them himself. However, these individuals were chosen as experts because of their standing as advanced engineering graduate students with experience in digital circuit design and because they were not academic teachers. We suggest that researchers need to be careful whom they label as an "expert." In future research, experts should be chosen for their recent abilities in the sub-domain of interest.

References

- Akin, O. (1980). *Models of architectural knowledge*. London: Pion.
- Akin, O. (1988). Expertise of the architect. In *Expert systems for engineering design* (pp. 173-196). New York: Academic Press.
- Allard, F. & Starkes, J. L. (1991). Motor-skill experts in sports, dance, and other domains. In K. A. Ericsson & J. Smith (Eds.), *Towards a general theory of expertise: Prospects and limits* (pp. 126-152). New York: Cambridge University Press.
- Berger, D. E. & Wilde, J. M. (1987). A task analysis of algebra word problem. In D. E. Berger, K. Pezdek, & W. P. Banks (Eds.), *Application of cognitive psychology: Problem solving, education and computing* (pp. 123-137). Hillsdale, NJ: Erlbaum.
- Chase, W. G. (1983). Spatial representations of taxi drivers. In D. R. Rogers & J. H. Slobada (Eds.), *Acquisition of symbolic skills* (pp. 391-405). New York: Plenum.
- Chase, W. G., & Ericsson, K. A. (1982). Skill and working memory. In G. H. Bower (Ed.), *The psychology of learning and motivation* (Vol. 16, pp. 1-58). New York: Academic Press.
- Chase, W. G., & Simon, H. A. (1973). The mind's eye in chess. In W. G. Chase (Ed.), *Visual information processing* (pp. 215-282). New York: Academic Press.
- Chi, M. T. H. (1978). Knowledge structure and memory development. In R. Siegler (Ed.), *Children's thinking: What develops?* (pp. 73-96). Hillsdale, NJ: Erlbaum.
- Chi, M. T. H. (1987). Representing knowledge and metaknowledge: Implications for interpreting metamemory research. In F. E. Weinert & R. H. Kluwe (Eds.), *Metacognition, motivation and understanding* (pp. 239-266). Hillsdale, NJ: Erlbaum.
- Chi, M. T. H., Bassok, M., Lewis, M. W., Reimann, P., & Glaser, R. (1987). Self-explanations: How students study and use examples in learning to solve problems. *Cognitive Science*, 13, 145-182.

- Chi, M. T. H., Feltovich, P. J., & Glaser, R. (1981). Categorization and representation of physics problems by experts and novices. *Cognitive Science* ,5 , 121-152.
- Chi, M. T. H., Glaser, R., & Farr, M. J. (Ed.). (1988). *The nature of expertise* (1st ed.). Hillsdale, NJ: Erlbaum.
- Chi, M. T. H., Glaser, R., & Rees, E. (1982). Expertise in problem solving. In R. Sternberg (Ed.), *Advances in the psychology of human intelligence* (Vol. 1, pp. 17-76). Hillsdale, NJ: Erlbaum.
- Egan, D. E., & Schwartz, B. J. (1979). Chunking in recall of symbolic drawings. *Memory and Cognition*, 7, 149-158.
- Ericsson, K. A. & Smith, J. (Ed.). (1991). *Toward a general theory of expertise: Prospects and limits* (1st ed.). New York: Cambridge University Press.
- Foz, A. (1973). Observations on designer behavior in the parti. In Proceedings of the Design Activity International Conference.
- Garrod, S. A. R. & Borns, R. J. (1991). *Digital logic: Analysis, application & design*. Chicago: Saunders College Publishing.
- Gentner, D. R. (1988). Expertise in typewriting. In M. T. H. Chi, R. Glaser, R., & M. J. Farr (Eds.), *The nature of expertise* (pp. 1-22). Hillsdale, NJ: Erlbaum.
- Goel, V. & Pirolli, P. (1989). Design within information-processing theory: The design problem space. *Artificial Intelligence Magazine*, 10, 18-36.
- Johnson, P. E., Duran, A. S., Hassebrock, F., Moller, J. H., Prietula, M., Feltovich, P. J., & Swanson, D. B. (1981). Expertise and error in diagnostic reasoning. *Cognitive Science*, 5, 135-283.
- Larkin, J. H. (1980). Skilled problem solving in physics: A hierarchical planning model. *Journal of Structured Learning*, 6, 271-298.
- Larkin, J. H. (1983). The role of problem representation in physics. In D.

- Gentner & A. L. Stevens (Eds.), *Mental models* (pp 75-100). Hillsdale, NJ: Erlbaum.
- Lawrence, J. A. (1988). Expertise on the bench: Modeling magistrates' judicial decision-making. In M. T. H. Chi, R. Glaser, R., & M. J. Farr (Eds.), *The nature of expertise* (pp. 229-260). Hillsdale, NJ: Erlbaum.
- Lesgold, A., Robinson, H., Feltovich, P., Glaser, R., Klopfer, D. & Wang, Y. (1988). Expertise in a complex skill: Diagnosing x-ray pictures. In M. T. H. Chi, R. Glaser, R., & M. J. Farr (Eds.), *The nature of expertise* (pp. 311-342). Hillsdale, NJ: Erlbaum.
- McKeithen, K. B., Reitman, J. S., Rueter, H. H., & Hirtle, S. C. (1981). Knowledge organization and skill differences in computer programmers. *Cognitive Psychology*, 13, 307-325.
- Miyake, N., & Norman, D. A. (1979). To ask a question one must know enough to know what is not known. *Journal of Verbal Learning and Verbal Behavior*, 18, 357-364.
- Paige, J. M., & Simon, H. A. (1966). Cognition processes in solving algebra word problems. In B. Kleinmuntz (Ed.), *Problem solving* (pp. 119-151). New York: Wiley.
- Reitman, J. S. (1976). Skilled perception in GO: Deducing memory structures from inter-response times. *Cognitive Psychology*, 8, 336-356.
- Saiz, M.-D. & Breuleux, A. (1992, April). *Planning as a function of expertise and task difficulty in a technical domain*. Paper presented at the American Educational Research Association, San Francisco.
- Simon, D. P., & Simon, H. A. (1978). Individual differences in solving physics problems. In R. Siegler (Ed.), *Children's thinking: What develops?* (pp. 325-348). Hillsdale, NJ: Lawrence Erlbaum Associates.
- Soloway, E., Adelson, B., & Ehrlich K. (1988). Knowledge and processes in the comprehension of computer programs. In M. T. H. Chi, R.

Glaser, R., & M. J. Farr (Eds.), *The nature of expertise* (pp. 129-152). Hillsdale, NJ: Erlbaum.

Ullman, D. G., Dietterich, T. G., & Stauffer, L. A. (1988). A model of the mechanical design process based on empirical data: A summary. In Proceedings of the International Conference on Applications of AI in Engineering, (pp. 193-216). New York: Academic Press.

Vandermolen, H., James, C. M., Goldman, S. R., Biswas, G., & Bhuva, B. L. (1992). Assessing expertise in simple digital circuit design. In M. Evans (Ed.), Proceedings of the Midwest Artificial Intelligence and Cognitive Science Society Conference, (pp. 47-51). Starved Rock State Park, IL.

Voss, J. F. & Post, T. A. (1988). On the solving of ill-structured problems. In M. T. H. Chi, R. Glaser, R., & M. J. Farr (Eds.), *The nature of expertise* (pp. 261- 285). Hillsdale, NJ: Erlbaum.

Weiser, M., & Shertz, J. (1983). Programming problem representation in novice and expert programmers. *Instructional Journal of Man-Machine Studies*, 14, 391-396.

Appendix

Design Problem-Solving Episodes

Design Episode	Definition
Assimilate	<i>Assimilate episodes</i> have the goal of bringing information from the external environment or the long term memory into the design state. Usually the information being assimilated is constraint information, but also bring into the design space specific design proposals or strategies from their long-term memory, colleagues, and books (Ullman, Dietterich & Stauffer, 1988).
Decompose	<i>Decompose episodes</i> have the goal of developing the state of the design by decomposing a part of the design into lower level entities <i>Decompose episodes</i> are distinguished from <i>implement episodes</i> (described below) by the fact that they lead to an abstract and non-unique representation of the state of the design. <i>Decompose episodes</i> can be a functional, or a structural nature. Structural decomposition includes recomposition information, which does not need to be present in functional decomposition.
Evaluate	<i>Evaluate episodes</i> have the purpose of evaluating the progress of a plan, to see if continuation along the path chosen is still likely to lead to the desired solution. If the plan was implicit, <i>evaluate episodes</i> simply determine whether the subject perceives that he/she is getting closer to a solution. Note that <i>evaluate episodes</i> are different from <i>verify</i> and <i>simulate episodes</i> in the sense that they are not concerned with the correctness of actions and solutions, but with the validity of the goal structure.
Implement	<i>Implement episodes</i> have the goal of developing the state of the design into a low level, unique, and agreed-upon representation. Additionally, the representation has to correspond to a possible physical realization of the design.
List	<i>List episodes</i> organize information (often obtained in <i>assimilate episodes</i>) into a list of alternative from which a selection can be made. <i>List episodes</i> can be extremely brief, and are recognized as an entity mainly to be able to recognize sequences of episodes that have the purpose of evaluating alternative solution to a sub-problem.
Patch	<i>Patch episodes</i> have the goal of altering previously specified information to repair a conflict between a previously accepted design proposal and a constraint or a conflict between two or more constraints. In other words, <i>patch episodes</i> take information accepted in the design state and reconsider it in the light of conflicting constraints (Ullman, Dietterich & Stauffer, 1988).

(Appendix continues)

Plan	<i>Planning episodes</i> have the goal of developing strategies for how to proceed. <i>Planning episodes</i> do not help in solving the goal of designing a machine, but are a part of establishing the goal structure necessary for the solution (Ullman, Dietterich & Stauffer, 1988). Note that planning is often an implicit process that cannot easily be recognized.
Record	<i>Record episodes</i> have the purpose of recording information for the designer. This includes making drawings, notes, etc. The goal of this episode is organizing information, rather than communicating it to others. When drawings are made as part of another episodes (e.g., <i>simulate</i>) they are not classified as <i>record episodes</i> .
Select	<i>Select episodes</i> are usually preceded by <i>list episodes</i> and have the goal of selecting an option from a list of alternatives based on some kind of comparison. Evaluation of the alternatives is not part of this episodes, but the comparison of the results is.
Simulate	<i>Simulate episodes</i> have the purpose of analyzing the current state of the design in order to obtain information that is useful for comparing the current state with the design requirements, previous design states, or design alternatives. This operation can be achieved by various means, including computer simulation, mental modeling, formal calculation, etc. The comparison is not part of this episode.
Specify	<i>Specify episodes</i> have the goal of incrementally making the design decisions that bring the design closer and closer to its desired state (fully specified). Sometimes this is achieved by executing an algorithmic procedure to transform one representation into another, but this is not always the case.
Verify	<i>Verify episodes</i> have the purpose of comparing the current state of the design with a previous state, or with the design requirements, to make sure that a certain step (or set of steps) in the design process was (were) performed correctly. This verification can be achieved by several means, including replay of operations, and comparison of simulation results.

Table 1
General Characteristics of Experts

Characteristic of Experts	Study
Excel in their own domains	Chase, 1983; Johnson et al., 1981; Voss & Post, 1988.
Perceive large meaningful patterns in their domains	Akin, 1980; Chase & Simon, 1973; Egan & Schwartz, 1979; Lesgold et al., 1988; McKeithen, Reitman, Rueter, & Hirtle, 1981; Reitman, 1976; Soloway, Adelson, & Ehrlich, 1988.
Faster than novices at performing the skills of their domain	Chase, 1983; Gentner, 1988.
Quickly solve problems with little error	Chase, 1983; Gentner, 1988.
Have superior memory for information related to their domain.	Chase & Ericsson, 1982; Egan & Schwartz, 1979; Reitman, 1976.
Represent a problem in their domain at a deeper level than novices	Allard & Starkes, 1991; Berger & Wilde, 1987; Chi, Feltovich, & Glaser, 1981; Weiser & Shertz, 1983.
Have strong self-monitoring skills	Chi, 1978; Chi, 1987; Chi, Glaser, & Rees, 1982; Larkin, 1983; Miyake & Norman, 1979; Simon & Simon, 1978.
Analyze a problem qualitatively	Lawrence, 1981; Paige & Simon, 1966; Voss & Post, 1988.
Restructure problems more often	Akin, 1988; Goel & Pirolli, 1989.

Table 2

Standard framework for solving combinational logic design problems

Component	Function
<i>Understand</i>	Read problem, plan the design
<i>Truth Table</i>	List all possible input/output combinations for a circuit.
<i>K-map</i>	Graphical representation of the output from each input. Generally used for minimization.
<i>Boolean</i>	Generate Boolean expressions.
<i>Implement</i>	Implement circuit using logic gates.
<i>Evaluate</i>	Check to ensure circuit is correct with desired functionality.

Table 3
Table of Instructor's Skill Ratings for the Student Subjects

ID	Skill Rating ^a	Course Grade ^b
RP	5.0	B (75%)
JB	7.5	A(83%)
DT	6.0	A(80%)
ES	2.0	F(withdrew)
TS	7.0	A(84%)

^a Expert, the instructor of the course, used a 10 point scale with 10 indicating expert performance.

^b Vanderbilt University, Electrical Engineering 285: VLSI Design, class average in parentheses.

Table 4

Example of list episode from DT's protocol.

Segment	Verbal Behavior (<i>Non-verbal behavior</i>)
segment 1	Now, since it is a NAND the gate size is going to be larger except. (<i>points to a non-minimal implementation for Borrow-Out</i>)
segment 2	What I am trying to think is if I can include any of these two inputs gates into part of their third input, (<i>points to the two input NAND in the implementation for Borrow-Out and the three input NAND in the implementation of Result output</i>)
segment 3	and the trade off, because I would need to invert the output of the two output gate to bring it into another AND gate with an input. (<i>draws off to the side, the implementation of the gates as he describes them</i>)
segment 4	So for example here I have NOT A AND B (<i>points to the Borrow-Out implementation</i>)
segment 5	and here I have NOT A AND B AND NOT BN, (<i>points to the Result implementation</i>)
segment 6	so if I NOT BN AND NOT A AND B at this point we have got this gate (<i>adds another gate and labels to the side example</i>)
segment 7	so instead of designing a three input AND, I have got an inverter and a two input AND. (<i>indicates the side example</i>)

Table 5
Global Plan of Expert EM

Segment	Verbal Statements
<i>segment 1</i>	Okay so what I'm going to do is going to write a table, a truth table which has three inputs. Which is the borrow bit and two inputs bit, two input bits, two output signals, which is the output borrow bit and the result bit.
<i>segment 2</i>	From that you are going to try to uh, find a function.
<i>segment 3</i>	Which means you draw two Karnaugh maps, one for the result bit and one for the output borrow bit.
<i>segment 4</i>	You are going to put down the ones from the truth table, or you're going to put the results from the truth table in the karnaugh map and then you're going to uh, find the implicants....I need the essential prime implicants that need to be in the function
<i>segment 5</i>	and from that you should try and write down the function in such a way to minimize the number of gates.
<i>segment 6</i>	You might uh, come up with two functions, one for the output borrow, one for the output result, that are not optimal by themselves, but combined could still result in lesser gates, because part of the circuit could overlap.
<i>segment 7</i>	I don't know if that will be the case, but that needs to be seen then.
<i>segment 8</i>	Okay from the functions, well from there it's very simple. I mean that's just the mapping from the functions to standard NAND gates or NOR gates or whatever you want.
<i>segment 9</i>	I don't know which of the two is easier to implement in CMOS. I know that in plain TTL the NAND gate is better, I think, but you are sure what's cheaper to implement in CMOS.

Note. Subject has a blank piece of paper placed next to the problem statement. Subject does not begin to write until after the plan is elaborated.

Table 6

Solution time, episodes, and percentage of solution that involved
Planning-Related Activity (PRA) episodes

	Correct Truth Table			Incorrect Truth Table			
	EM	JB	DT	AK	TS	RP	ES
Total Time (minutes)	45.15	14.30	37.15	86.40	30.00	20.08	94.30
Rating	ex	7.5	6	ex	7	5	2
Total	50	43	79	84	62	37	99
Number of episodes							
PRA	34	55.8	49.4	29.8	40.3	32.4	29.3
Episodes (% of Total)							

Table 7

Example of interrelatedness of plan, verify, and evaluate episodes from AK's protocol

Segment Episode	Verbal Behavior (Non-verbal behavior)
1: Plan	let's verify once more. (<i>Just finished specifying the truth table</i>)
2: Verify	0, 0, and borrow one is zero, then borrow two is zero, output one is zero (<i>pen movement indicates line 1 of the truth table</i>) 0,0, in the borrow one, equal one means you rent one to the lower digit, so the current value of I1 must be one, so one minus zero, is one B2 is one. (<i>pen movement indicates line 2</i>) Okay, I1, I2, 0,1 and borrow one, zero means you meant (<i>pen movement indicates line 3</i>) Okay so yeah, where was I maybe somewhere here. (<i>finds line 4</i>) I1, 0,0,1, borrow one, is zero, then you borrowed one So one oh, (<i>pen movement indicates line 4</i>)
3: Evaluate	this zero is a mistake here (<i>pen movement indicates line 3</i>)
4: Patch	if you didn't loan one to the lower digit then you have to borrow one from the upper digit one minus one must be zero. (<i>changes 0 to 1 in output of line 3</i>)
5: Verify continued	I1 is 0, I2 is 1 you loan, you lent one digit, one to the lower digit. So this is one it is one, 1-1 equals zero but you borrowed one from the upper digit, (<i>pen movement indicates line 4</i>) I1 is 1, I2 is 0 then B1 is 0, if it's B1 is zero, you don't have to borrow anything the others are just a one (<i>pen movement indicates line 5</i>) if I1 is 1, I2 is 0, borrow 1 you lent one to the lower digit, so 0-0 is 0, you don't have to borrow anything (<i>pen movement indicates line 6</i>) if I1 is 1, I2 is 1, and B borrow you didn't lend, loan, anything then 1-1 is zero, you don't have to borrow one from the upper digit. (<i>pen movement indicates line 7</i>) If I1 is one, I2 is 1, B1 you lent one to the lower digit, then the current value of I1 is 0, so zero minus oh, zero minus, zero minus one is one. If the current value of I1 is one, and uh okay, (<i>pen movement indicates line 8</i>)
6: Evaluate	this is wrong, (<i>indicating output c_j line 8</i>)

(table continues)

7: *Patch* this is one (*changes the 0 to 1 in output of line 8*)

8: *Plan* okay so this is a logic table now, let's go to the NAND gate
level. (*finishes with truth table and moves the paper aside*)

Table 8
Distribution of Planning-Related Activity (PRA): Across-Component vs. Within-Component

	Correct Truth Table			Incorrect Truth Table			
	EM	JB	DT	AK	TS	RP	ES
Skill Rating	ex	7.5	6	ex	7	5	2
Total PRA	17	22	39	25	25	12	29
Episodes							
% PRA Across-Component	65%	50%	15%	20%	52%	33%	21%
% PRA Within Component	35%	50%	85%	80%	48%	67%	79%

Note. No skill rating for the experts.

Distribution List

Dr. David L. Alderton, Code 131
Navy Personnel R&D Center
San Diego, CA 92152-6800

Dr. Terry Allard
Code 342CS
Office of Naval Research
800 N. Quincy St.
Arlington, VA 22217-5660

Dr. John R. Anderson
Department of Psychology
Carnegie-Mellon University
Schenley Park
Pittsburgh, PA 15213

Dr. Nancy S. Anderson
Department of Psychology
University of Maryland
College Park, MD 20742

Dr. Thomas H. Anderson
Center for the Study of Reading
174 Children's Research Center
51 Gerty Drive
Champaign, IL 61820

Dr. Stephen J. Andriole, Chairman
College of Information Studies
Drexel University
Philadelphia, PA 19104

Prof. John Annett
University of Warwick
Department of Psychology
Coventry CV4 7AL
ENGLAND

Dr. Gregory Annig
Educational Testing Service
Princeton, NJ 08541

Technical Director, ARI
5001 Eisenhower Avenue
Alexandria, VA 22333

Edward Atkins
13705 Lakewood Ct.
Rockville, MD 20850

Dr. Patricia Baggett
School of Education
610 E. University, Rm 1302D
University of Michigan
Ann Arbor, MI 48109-1259

Dr. William M. Bart
University of Minnesota
Dept. of Educ. Psychology
330 Burton Hall
178 Pillsbury Dr., S.E.
Minneapolis, MN 55455

Leo Beltracchi
United States Nuclear
Regulatory Commission
Washington DC 20555

Dr. William O. Berry
Director of Life and
Environmental Sciences
AFOSR/NL, NL Bldg. 410
Bolling AFB, DC 20332-6448

Dr. Thomas G. Bever
Department of Psychology
University of Rochester
River Station
Rochester, NY 14627

Dr. Menucha Birenbaum
Educational Testing Service
Princeton, NJ 08541

Dr. Werner P. Birke
Personalstammamt der Bundeswehr
Kolner Strasse 262
D-5000 Koeln 90
FEDERAL REPUBLIC OF GERMANY

Distribution List

Dr. John Black
Teachers College, Box 8
Columbia University
525 West 120th Street
New York, NY 10027

Dr. Deborah A. Boehm-Davis
Department of Psychology
George Mason University
4400 University Drive
Fairfax, VA 22030-4444

Dr. Kenneth R. Boff
AL/CFH
Wright-Patterson AFB
OH 45433-6573

Dr. J. C. Boudreaux
Manufacturing Engineering Lab
National Institute of
Standards and Technology
Gaithersburg, MD 20899

Dr. Richard L. Branch
HQ. USMEPCOM/MEPCT
2500 Green Bay Road
North Chicago, IL 60064

Dr. Robert Breaux
Code 252
Naval Training Systems Center
Orlando, FL 32826-3224

Dr. Ann Brown
Graduate School of Education
University of California
EMST-4533 Tolman Hall
Berkeley, CA 94720

Dr. Pat Carpenter
Carnegie-Mellon University
Department of Psychology
Pittsburgh, PA 15213

CDR Robert Carter
Naval Medical Research
and Development Command
National Naval Medical Ctr
Bldg. 1-T-11
Bethesda, MD 20889-5606

Dr. Eduardo Cascallar
Educational Testing Service
Rosedale Road
Princeton, NJ 08541

Dr. Davida Charney
English Department
Penn State University
University Park, PA 16802

Dr. Michelene Chi
Learning R & D Center
University of Pittsburgh
3939 O'Hara Street
Pittsburgh, PA 15260

Dr. Susan Chipman
Cognitive Science Program
Office of Naval Research
800 N. Quincy St., Code 342CS
Arlington, VA 22217-5660

Dr. Raymond E. Christal
UES LAMP Science Advisor
AL/HRMIL
Brooks AFB, TX 78235

Dr. Deborah Claman
National Institute for Aging
Bldg. 31, Room 5C-35
9000 Rockville Pike
Bethesda, MD 20892

Dr. William J. Clancey
Institute for Research on Learning
2550 Hanover Street
Palo Alto, CA 94304

Distribution List

Chief of Naval Education and Training (N-5)
NAS Pensacola, FL 32508

Dr. Paul Cobb

104C Mayborn Building
Box 330 Peabody College
Vanderbilt University
Nashville, TN 37203

Dr. Rodney Cocking
NIMH, Basic Behavior and Cognitive Science Research
5600 Fishers Lane, Rm 11C-10
Parklawn Building
Rockville, MD 20857

Director, Life Sciences
Office of Naval Research
Code 114
Arlington, VA 22217-5000

Director, Cognitive and Neural Sciences, Code 1142
Office of Naval Research
Arlington, VA 22217-5000

Director
Training Systems Department
Code 15A
Navy Personnel R&D Center
San Diego, CA 92152-6800

Library, Code 231
Navy Personnel R&D Center
San Diego, CA 92152-5800

Dr. Magda Colberg
Office of Personnel Management
1900 E Street, N.W.
Washington, DC 20415-0001

Commanding Officer
Naval Research Laboratory
Code 4827
Washington, DC 20375-5000

Dr. Albert T. Corbett
Department of Psychology
Carnegie-Mellon University
Pittsburgh, PA 15213

Dr. Michael Cowen
Code 142
Navy Personnel R&D Center
San Diego, CA 92152-6800

Dr. Kenneth B. Cross
Anacapa Sciences, Inc.
P.O. Box 519
Santa Barbara, CA 93102

CTB/McGraw-Hill Library
2500 Garden Road
Monterey, CA 93940-5380

Dr. Charles E. Davis
Educational Testing Service
Mail Stop 22-T
Princeton, NJ 08541

Dr. Georgy Delacote
Exploratorium
3601 Lyon Street
San Francisco, CA 94123

Dr. Sharon Derry
Florida State University
Department of Psychology
Tallahassee, FL 32306

Dr. Stephanie Doane
University of Illinois
Department of Psychology
603 East Daniel Street
Champaign, IL 61820

Dr. Michael Drillings
Basic Research Office
Army Research Institute
5001 Eisenhower Avenue
Alexandria, VA 22333-5600

Distribution List

Defense Technical Information Center
DTIC/DDA-2
Cameron Station, Bldg 5
Alexandria, VA 22314
(4 /Copies)

Mr. David DuBois
Personnel Decisions Research
Institutes
43 Main Street, SE
Riverplace, Suite 405
Minneapolis, MN 55414

Dr. Richard Duran
Graduate School of Education
University of California
Santa Barbara, CA 93106

Dr. Nancy Eldredge
College of Education
Division of Special Education
The University of Arizona
Tucson, AZ 85721

Dr. John Ellis
Navy Personnel R&D Center
Code 15
San Diego, CA 92152-6800

Dr. Susan Embretson
University of Kansas
Psychology Department
426 Fraser
Lawrence, KS 66045

Dr. Susan Epstein
144 S. Mountain Avenue
Montclair, NJ 07042

ERIC Facility-Acquisitions
1301 Piccard Drive, Suite 300
Rockville, MD 20850-4305

Dr. Martha Evens
Dept. of Computer Science
Illinois Institute of Technology
10 West 31st Street
Chicago, IL 60616

Dr. Lorraine D. Eyde
US Office of Personnel Management
Office of Personnel Research and Development
1900 E St., NW
Washington, DC 20415

Dr. Franco Faina
Direttore Generale LEVADIFE
Piazzale K. Adenauer, 3
00144 ROMA EUR
ITALY

Dr. Jean-Claude Falmagne
Irvine Research Unit in
Mathematical & Behavioral Sciences
University of California
Irvine, CA 92717

Dr. Beatrice J. Farr
Army Research Institute
PERI-IC
5001 Eisenhower Avenue
Alexandria, VA 22333

Dr. Marshall J. Farr
Farr-Sight Co.
2520 North Vernon Street
Arlington, VA 22207

Dr. Pat-Anthony Frederico
Code 13, NPRDC
53335 Bryne Road
San Diego, CA 92152-7250

Dr. J. D. Fletcher
Institute for Defense Analyses
1801 N. Beauregard St.
Alexandria, VA 22311

Distribution List

Dr. Lawrence T. Frase
Executive Director
Division of Cognitive and
Instructional Science
Educational Testing Service
Princeton, NJ 08541

Dr. Carl H. Frederiksen
Dept. of Educational Psychology
McGill University
3700 McTavish Street
Montreal, Quebec
CANADA H3A 1Y2

Dr. Norman Frederiksen
Educational Testing Service
(05-R)
Princeton, NJ 08541

Dr. John D. E. Gabrieli
Department of Psychology
Jordan Hall
Stanford University
Stanford, CA 94305

Dr. Jack J. Gelfand
Department of Psychology
Princeton University
Princeton, NJ 08544-1010

Chair, Department of
Computer Science
George Mason University
Fairfax, VA 22030

Dr. Alan S. Gevins
EEG Systems Laboratory
51 Federal Street, Suite 401
San Francisco, CA 94107

Dr. Helen Giggley
Naval Research Lab., Code 5530
4555 Overlook Avenue, S. W.
Washington, DC 20375-5000

Dr. Herbert Ginsburg
Box 184
Teachers College
Columbia University
525 West 121st Street
New York, NY 10027

Dr. Drew Gitomer
Educational Testing Service
Princeton, NJ 08541

Dr. Robert Glaser
Learning Research
& Development Center
University of Pittsburgh
3939 O'Hara Street
Pittsburgh, PA 15260

Dr. Sam Glucksberg
Department of Psychology
Princeton University
Princeton, NJ 08544-1010

Prof. Joseph Goguen
PRG, Univ. of Oxford
11 Keble Road
Oxford OX13QD
UNITED KINGDOM

Dr. Paul E. Gold
University of Virginia
Department of Psychology
Charlottesville, VA 22903

Dr. Susan R. Goldman
Peabody College, Box 45
Vanderbilt University
Nashville, TN 37203

Dr. Timothy Goldsmith
Department of Psychology
University of New Mexico
Albuquerque, NM 87131

Distribution List

Dr. Sherrie Gott
AFHRL/MOMJ
Brooks AFB, TX 78235-5601

Dr. T. Govindaraj
Georgia Institute of Technology
School of Industrial
and Systems Engineering
Atlanta, GA 30332-0205

Dr. Marilyn K. Gowing
Office of Personnel R&D
1900 E St., NW, Room 6462
Office of Personnel Management
Washington, DC 20415

Jordan Grafman, Ph.D.
Chief, Cognitive Neuroscience
Section, Medical Neurology
Branch-NINDS, Bldg 10, Rm. 5C422
Bethesda, MD 20892

Dr. Wayne Gray
Graduate School of Education
Fordham University
113 West 60th Street
New York, NY 10023

Dr. Bert Green
Johns Hopkins University
Department of Psychology
Charles & 34th Street
Baltimore, MD 21218

Dr. James G. Greeno
School of Education
Stanford University, Room 311
Stanford, CA 94305

Dr. Stephen Grossberg
Center for Adaptive Systems
Room 244
111 Cunningham Street
Boston University
Boston, MA 02215

Prof. Edward Haertel
School of Education
Stanford University
Stanford, CA 94305-3096

Marilyn Halpern, Librarian
Brigham Library
Educational Testing Service
Carter and Rosedale Roads
Princeton, NJ 08541

Dr. Stephen J. Hanson
Learning & Knowledge
Acquisition Research
Siemens Research Center
755 College Road East
Princeton, NJ 08540

Dr. Delwyn Harnisch
University of Illinois
51 Gerty Drive
Champaign, IL 61820

Dr. Patrick R. Harrison
Computer Science Department
U.S. Naval Academy
Annapolis, MD 21402-5002

Dr. Wayne Harvey
Education Development Center
55 Chapel Street
Newton, MA 02160

Dr. Barbara Hayes-Roth
Knowledge Systems Laboratory
Stanford University
701 Welch Road, Bldg. C
Palo Alto, CA 94304

Dr. Per Helmersen
University of Oslo
USIT
Box 1059
0316 Oslo, NORWAY

Distribution List

Dr. N. Guns Hoofd Van
AFD.SW0
Admiraliteit Kr. D 364
Van Der Burchlaan 31
Post Box 20702-2500 ES The Hague
The NETHERLANDS

Prof. Lutz F. Hornke
Institut fur Psychologie
RWTH Aachen
Jaegerstrasse 17/19
D-5100 Aachen
WEST GERMANY

Ms. Julia S. Hough
Cambridge University Press
40 West 20th Street
New York, NY 10011

Dr. William Howell
Chief Scientist
AFHRL/CA
Brooks AFB, TX 78235-5601

Dr. Eva Hudlicka
BBN Laboratories
10 Moulton Street
Cambridge, MA 02238

Dr. Earl Hunt
Dept. of Psychology, NI-25
University of Washington
Seattle, WA 98195

Dr. Jack Hunter
2122 Coolidge Street
Lansing, MI 48906

Dr. Giorgio Ingargiola
Computer Science Department
Temple University
Philadelphia, PA 19122

Dr. Martin J. Ippel
Center for the Study of
Education and Instruction
Leiden University
P. O. Box 9555
2300 RB Leiden
THE NETHERLANDS

Dr. Robert Jannarone
Elec. and Computer Eng. Dept.
University of South Carolina
Columbia, SC 29208

Dr. Claude Janvier
CIRADE, X-7120
UQAM
P. O. Box 8888, Succ. A
Montreal, Quebec H3C 3P8
CANADA

Dr. Robin Jeffries
Hewlett-Packard Laboratories, 1U-17
P.O. Box 10490
Palo Alto, CA 94303-0969

Dr. Edgar M. Johnson
Technical Director
U.S. Army Research Institute
5001 Eisenhower Avenue
Alexandria, VA 22333-5600

Dr. Peder Johnson
Department of Psychology
University of New Mexico
Albuquerque, NM 87131

Dr. Daniel B. Jones
US Nuclear Regulatory Commission
NRR/12 E4
Washington, DC 20555

Dr. John Jonides
Department of Psychology
University of Michigan
Ann Arbor, MI 48104

Distribution List

Dr. Marcel Just
Carnegie-Mellon University
Department of Psychology
Schenley Park
Pittsburgh, PA 15213

Dr. Ruth Kanfer
University of Minnesota
Department of Psychology
Elliott Hall
75 E. River Road
Minneapolis, MN 55455

Dr. Michael Kaplan
Office of Basic Research
U.S. Army Research Institute
5001 Eisenhower Avenue
Alexandria, VA 22333-5600

Dr. Wendy Kellogg
IBM T. J. Watson Research Ctr.
P.O. Box 704
Yorktown Heights, NY 10598

Dr. J.A.S. Kelso
Center for Complex Systems
Building MT 9
Florida Atlantic University
Boca Raton, FL 33431

CDR Robert S. Kennedy
Essex Corporation
1040 Woodcock Road
Suite 227
Orlando, FL 32803

Dr. David Kieras
Technical Communication Program
TIDAL Bldg., 2360 Bonisteel Blvd.
University of Michigan
Ann Arbor, MI 48109-2108

Dr. Sung-Ho Kim
Educational Testing Service
Princeton, NJ 08541

Dr. Walter Kintsch
Department of Psychology
University of Colorado
Boulder, CO 80309-0345

Dr. Susan S. Kirschenbaum
Code 2212, Building 1171/1
Naval Underwater Systems Center
Newport, RI 02841

Dr. Janet L. Kolodner
Georgia Institute of Technology
College of Computing
Atlanta, GA 30332-0280

Dr. Sylvan Kornblum
University of Michigan
Mental Health Research Institute
205 Washtenaw Place
Ann Arbor, MI 48109

Dr. Stephen Kosslyn
Harvard University
1236 William James Hall
33 Kirkland St.
Cambridge, MA 02138

Dr. Kenneth Kotovsky
Department of Psychology
Carnegie-Mellon University
5000 Forbes Avenue
Pittsburgh, PA 15213

Dr. Richard J. Koubek
School of Industrial Engineering
Grissom Hall
Purdue University
West Lafayette, IN 47907

Dr. Art Kramer
Univ. of Illinois at U-C
Beckman Institute
405 N. Mathews Avenue
Urbana, IL 61801

Distribution List

Dr. Benjamin Kuipers
University of Texas at Austin
Department of Computer Sciences
Austin, Texas 78712

Dr. Michael Kuperstein
Symbus Technology
325 Harvard Street
Suite 211
Brookline, MA 02146

Dr. Patrick Kyllonen
AFHRL/MOEL
Brooks AFB, TX 78235

Dr. M. Diane Langston
ICL North America
11490 Commerce Park Drive
Reston, VA 22091

Dr. Marcy Lansman
University of North Carolina
Dept. of Computer Science
CB #3175
Chapel Hill, NC 27599

Richard Lanterman
Commandant (G-PWP)
US Coast Guard
2100 Second St., SW
Washington, DC 20593-0001

Dr. Robert W. Lawler
Matthews 118
Purdue University
West Lafayette, IN 47907

Dr. Paul E. Lehner
Department of Information
Systems & Engineering
George Mason University
4400 University Drive
Fairfax, VA 22030-4444

Dr. Richard Lesh
Educational Testing Service
Princeton, NJ 08541

Dr. Michael Levine
Educational Psychology
210 Education Bldg.
1310 South Sixth Street
University of IL at Urbana-Champaign
Champaign, IL 61820-6990

Logicon Inc. (Attn: Library)
Tactical and Training Systems Div.
P.O. Box 85158
San Diego, CA 92138-5158

Prof. David F. Lohman
College of Education
University of Iowa
Iowa City, IA 52242

Vern M. Malec
NPRDC, Code 142
San Diego, CA 92152-6800

Dr. Sandra P. Marshall
Dept. of Psychology
San Diego State University
San Diego, CA 92182

Dr. Clessen J. Martin
Head, DoD Coordinator,
Recruiting Plans and Programs
Branch Code: PERS 2FF/234
Navy Annex, Room 2832
Washington, DC 20350

Dr. Elizabeth Martin
AL/HRA, Stop 44
Williams AFB, AZ 85240

Distribution List

Dr. Nadine Martin
Department of Neurology
Center for Cognitive Neuroscience
Temple University School of Medicine
3401 North Broad Street
Philadelphia, PA 19140

Dr. Joseph McLachlan
Navy Personnel Research
and Development Center
Code 14
San Diego, CA 92152-6800

Dr. Michael McNeese
DET-1, AL\CFHI
BLDG 248
Wright-Patterson AFB, OH 45432

Dr. Alan Meyrowitz
Naval Research Laboratory
Code 5510
4555 Overlook Ave., SW
Washington, DC 20375-5000

Dr. Ryszard S. Michalski
Center for Artificial Intelligence
George Mason University
Science and Tech II, Rm.411
4400 University Drive
Fairfax, VA 22030-4444

Dr. Vittorio Midoro
CNR-Istituto Tecnologie Didattiche
Via All'Opera Pia 11
GENOVA-ITALIA 16145

Dr. Mortimer Mishkin
Laboratory of Neuropsychology
National Institute of Mental Health
9000 Rockville Pike, Bldg.9, #1N107
Bethesda, MD 20892

Dr. Robert Mislevy
Educational Testing Service
Princeton, NJ 08541

Dr. Andrew R. Molnar
Applications of Advanced
Technologies, Rm. 635
National Science Foundation
Washington, DC 20550

Dr. Ben B. Morgan, Jr.
Department of Psychology
University of Central Florida
Orlando, FL 32816-0150

Dr. Randy Mumaw
Human Sciences
Westinghouse Science
& Technology Ctr.
1310 Beulah Road
Pittsburgh, PA 15235

Dr. Allen Munro
Behavioral Technology
Laboratories - USC
250 N. Harbor Dr., Suite 309
Redondo Beach, CA 90277

Academic Progs. & Research Branch
Naval Technical Training Command
Code N-62
NAS Memphis (75)
Millington, TN 30854

Deputy Director Manpower,
Personnel and Training Div.
Naval Sea Systems Command
ATTN: Code 04MP 511
Washington, DC 20362

Mr. J. Nelissen
Twente University
Fac. Bibl. Toegepaste Onderwyskunde
P. O. Box 217
7500 AE Enschede
The NETHERLANDS

Distribution List

Director, Instr. Devel. and
Educ. Prog. Spt. Dept.
Naval Educ. & Trng. Prog.
Mgt. Spt. Activity (NETPMSA)
Pensacola, FL 32509

Dr. Paul Nichols
American College Testing
2201 N Dodge Street
PO Box 168
Iowa City, IA 52243

Dr. Raymond S. Nickerson
5 Gleason Road
Bedford, MA 01730

Dr. Donald A. Norman
Department of Cognitive Science
University of California
La Jolla, CA 92093-0515

Director, Fleet Liaison Office
NPRDC (Code 01F)
San Diego, CA 92152-6800

Director
Training Systems Department
NPRDC (Code 14)
San Diego, CA 92152-6800

Library, NPRDC
Code 041
San Diego, CA 92152-6800

Dr. Harold F. O'Neil, Jr.
School of Education - WPH 600
Department of Educational
Psychology & Technology
University of Southern California
Los Angeles, CA 90089-0031

Dr. Stellan Ohlsson
Learning R & D Center
University of Pittsburgh
Pittsburgh, PA 15260

Dr. Judith Reitman Olson
Graduate School of Business
University of Michigan
Ann Arbor, MI 48109-1234

Office of Naval Research
Resident Representative
Georgia Institute of Technology
206 O'Keefe Building
Atlanta, GA 30332-0490

Office of Naval Research,
Code 342CS
800 N. Quincy Street
Arlington, VA 22217-5660
(6 Copies)

Assistant for Training Technology
and Human Factors
Office of the DCNO(MPT) (Op-11E)
Department of the Navy
Washington, DC 20350-2000

Dr. Judith Orasanu
Mail Stop 239-1
NASA Ames Research Center
Moffett Field, CA 94035

Dr. Everett Palmer
Mail Stop 262-4
NASA-Ames Research Center
Moffett Field, CA 94035

Dr. Okchoon Park
Army Research Institute
PERI-2
5001 Eisenhower Avenue
Alexandria, VA 22333

Wayne M. Patience
American Council on Education
GED Testing Service, Suite 20
One Dupont Circle, NW
Washington, DC 20036

Distribution List

Dr. Roy Pea
Institute for the Learning Sciences
Northwestern University
1890 Maple Avenue
Evanston, IL 60201

G. Pelsmakers
Rue Fritz Toussaint 47
Gendarmerie RSP
1050 Bruxelles
BELGIUM

Dr. Ray S. Perez
ARI (PERI-II)
5001 Eisenhower Avenue
Alexandria, VA 22333

C.V. (MD) Dr. Antonio Peri
Captain ITNMC
Mariners U.D.G. 3° Sez
MINISTERO DIFESA - MARINA
00100 ROMA - ITALY

Dr. Nancy N. Perry
Naval Education and Training
Program Support Activity
Code-047, Building 2435
Pensacola, FL 32509-5000

CDR Frank C. Petho
Naval Postgraduate School
Code OR/PE
Monterey, CA 93943

Dept. of Administrative Sciences
Code 54
Naval Postgraduate School
Monterey, CA 93943-5026

Dr. Elizabeth A. Phelps
Department of Psychology
New School for Social Research
65 Fifth Avenue
New York, NY 10003

Dr. Peter Pirolli
School of Education
University of California
Berkeley, CA 94720

Dr. Martha Polson
Department of Psychology
University of Colorado
Boulder, CO 80309-0344

Dr. Peter Polson
University of Colorado
Department of Psychology
Boulder, CO 80309-0344

Dr. Joseph Psotka
ATTN: PERI-IC
Army Research Institute
5001 Eisenhower Ave.
Alexandria, VA 22333-5600

Psyc Info - CD and M
American Psychological Assoc.
1200 Uhle Street
Arlington, VA 22201

Dr. Mark D. Reckase
ACT
P. O. Box 168
Iowa City, IA 52243

Dr. Lynne Reder
Department of Psychology
Carnegie-Mellon University
Schenley Park
Pittsburgh, PA 15213

Dr. J. Wesley Regian
Armstrong Laboratory
AFHRL/IDJ
Brooks AFB, TX 78235-5000

Dr. Fred Reif
CDEC, Smith Hall
Carnegie-Mellon University
Pittsburgh, PA 15213

Distribution List

Dr. Charles M. Reigeluth
Chairman, Instructional
Systems Technology
School of Education, Rm. 210
Indiana University
Bloomington, IN 47405

Dr. Daniel Reisberg
Reed College
Department of Psychology
Portland, OR 97202

Dr. Brian Reiser
Institute for the Learning Sciences
Northwestern University
1890 Maple Avenue
Evanston, IL 60201-3142

Dr. Lauren Resnick
Learning R & D Center
University of Pittsburgh
3939 O'Hara Street
Pittsburgh, PA 15213

Dr. Gilbert Ricard
Mail Stop K01-14
Grumman Aircraft Systems
Bethpage, NY 11714

Mr. W. A. Rizzo
Head, Human Factors Division
Naval Training Systems Center
Code 26
12350 Research Parkway
Orlando, FL 32826-3224

Dr. Linda G. Roberts
Science, Education, and
Transportation Program
Office of Technology Assessment
Congress of the United States
Washington, DC 20510

Dr. Salim Roukos
IBM Corporation
T. J. Watson Research Center
PO Box 218
Yorktown Heights, NY 10598

Mr. Louis Roussos
University of Illinois
Department of Statistics
101 Illini Hall
725 South Wright St.
Champaign, IL 61820

Dr. Eduardo Salas
Human Factors Division (Code 262)
12350 Research Parkway
Naval Training Systems Center
Orlando, FL 32826-3224

Dr. Fumiko Samejima
Department of Psychology
University of Tennessee
310B Austin Peay Bldg.
Knoxville, TN 37966-0900

Mr. Drew Sands
NPRDC Code 62
San Diego, CA 92152-6800

Capitan Jesus Bernal Santos
Ministerio de Defensa.
Unidad de Psicologia (SEGENTE)
po de la Castellana, 109
28071, Madrid
ESPANA

Dr. Daniel L. Schacter
Department of Psychology
Harvard University
Cambridge, MA 02138

Dr. Walter Schneider
Learning R&D Center
University of Pittsburgh
3939 O'Hara Street
Pittsburgh, PA 15260

Distribution List

Dr. Mary Schratz
4100 Parkside
Carlsbad, CA 92008

Dr. Myrna F. Schwartz
Director

Neuropsychology Research Lab
Moss Rehabilitation Hospital
1200 West Tabor Road
Philadelphia, PA 19141

Dr. Robert J. Seidel
US Army Research Institute
5001 Eisenhower Ave.
Alexandria, VA 22333

Dr. Terrence J. Sejnowski
Professor
The Salk Institute
P. O. Box 85800
San Diego, CA 92138-9216

Dr. Michael G. Shafro
NASA Ames Research Ctr.
Mail Stop 262-1
Moffett Field, CA 94035-1000

Dr. Valerie L. Shalin
Department of Ind. Engineering
State University of New York
342 Lawrence D. Bell Hall
Buffalo, NY 14260

Mr. Richard J. Shavelson
Graduate School of Education
University of California
Santa Barbara, CA 93106

Dr. Tracy Shors
Dept. of Psychology
Princeton Univ.
Green Hall
Princeton, NJ 08544

Dr. Randall Shumaker
Naval Research Laboratory
Code 5500
4555 Overlook Avenue, S.W.
Washington, DC 20375-5000

Dr. Edward Silver
LRDC
University of Pittsburgh
3939 O'Hara Street
Pittsburgh, PA 15260

Dr. Zita M. Simutis
Director, Manpower & Personnel
Research Laboratory
US Army Research Institute
5001 Eisenhower Avenue
Alexandria, VA 22333-5600

Dr. Jerome E. Singer
Department of Medical Psychology
Uniformed Services Univ. of the
Health Sciences
4301 Jones Bridge Road
Bethesda, MD 20814-4799

Dr. Jan Sinnott
Department of Computer Science
Towson State University
Towson, MD 21204

Dr. Derek Sleeman
Computing Science Department
The University
Aberdeen AB9 2FX
Scotland
UNITED KINGDOM

Dr. Robert Smillie
Naval Ocean Systems Center
Code 443
San Diego, CA 92152-5000

Distribution List

Dr. Richard E. Snow
School of Education
Stanford University
Stanford, CA 94305

Dr. James J. Saszewski
Dept. of Psychology
University of South Carolina
Columbia, SC 29210

Dr. Bruce D. Steinberg
Curry College
Milton, MA 02186

Dr. Frederick Steinheiser
CIA-ORD
Ames Building
Washington, DC 20505

Dr. Ted Steinke
Dept. of Geography
University of South Carolina
Columbia, SC 29208

Dr. Kurt Steuck
AL/HRTI
Brooks AFB
San Antonio, TX 78235-5601

Dr. Michael J. Tarr
Dept. of Psychology
Yale University
PO Box 11A, Yale Station
New Haven, CT 06520

Dr. Kikumi Tatsuoka
Educational Testing Service
Mail Stop 03-T
Princeton, NJ 08541

Dr. Gary Thomasson
Defense Manpower Data Center
99 Pacific Street
Suite 155A
Monterey, CA 93940

Distribution List

Dr. Sharon Tkacz
CAE-Link Corporation
209 Madison Street
Alexandria, VA 22314

Dr. Douglas Towne
Behavioral Technology Labs
University of Southern California
1228 Spring Street
St. Helena, CA 94574

Dean, College of Behavioral
and Social Sciences
University of Maryland,
Baltimore County
Baltimore, MD 21228

Chair, Department of Psychology
University of Maryland,
Baltimore County
Baltimore, MD 21228

Dr. Kurt VanLehn
Learning Research
& Development Ctr.
University of Pittsburgh
3939 O'Hara Street
Pittsburgh, PA 15260

Dr. Frank L. Vicino
Navy Personnel R&D Center
San Diego, CA 92152-6800

Dr. Jerry Vogt
Department of Psychology
St. Norbert College
De Pere, WI 54115-2099

Dr. Jacques Voneche
University of Geneva
Department of Psychology
Geneva
SWITZERLAND 1204

Dr. Douglas Wetzel
Code 15
Navy Personnel R&D Center
San Diego, CA 92152-6800

Dr. Barbara White
School of Education
Tolman Hall, EMST
University of California
Berkeley, CA 94720

Alexandra K. Wigdor
NRC MH-176
2101 Constitution Ave.
Washington, DC 20418

Dr. David Wiley
School of Education
and Social Policy
Northwestern University
Evanston, IL 60208

Dr. David C. Wilkins
University of Illinois
Department of Computer Science
405 North Mathews Avenue
Urbana, IL 61801

Dr. Bruce Williams
Department of Educational
Psychology
University of Illinois
Urbana, IL 61801

Dr. Kent E. Williams
Virginia Polytechnic Institute
and State University
Department of Industrial and
Systems Engineering/MSL
1900 Kraft Drive
Blacksburg, VA 24060

Dr. Mark Wilson
Graduate School of Education
University of California, Berkeley
Berkeley, CA 94720

Dr. Robert A. Wisner
U.S. Army Institute for the
Behavioral and Social Sciences
5001 Eisenhower Avenue
Alexandria, VA 22333-5600

Dr. Merlin C. Wittrock
Graduate School of Education
Univ. of Calif., Los Angeles
Los Angeles, CA 90024

Dr. Kentaro Yamamoto
03-OT
Educational Testing Service
Rosedale Road
Princeton, NJ 08541

Dr. Masoud Yazdani
Dept. of Computer Science
University of Exeter
Prince of Wales Road
Exeter EX44PT
ENGLAND

Frank R. Yekovich
Dept. of Education
Catholic University
Washington, DC 20064

Dr. Joseph L. Young
National Science Foundation
1800 G Street, N.W., Room 320
Washington, DC 20550

Mr. Anthony R. Zera
National Council of State
Boards of Nursing, Inc.
676 N. St. Clair, Suite 550
Chicago, IL 60611

Prof. Gerard de Zeeuw
Center for Innovation
and Cooperative Technology
Grote Bickersstraat 72
1013 KS Amsterdam
The NETHERLANDS